

Compal Confidential

Model Name : Dopey_KL/Sleepy_KL/Taurus_KL

Compal Project Name : EH7L1/EH5L1/FH5T1

File Name : LA-H782P

Compal Confidential


EH7L1/EH5L1 MB Schematic Document


LA-H782P


Rev: 1.A


2019.05.13

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|-----------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/11 | Deciphered Date | 2019/12/11 | Title | Cover Sheet |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size Document Number | EH7L1 LA-H782P |
| | | | | Date: | Tuesday, May 14, 2019 |
| | | | | Sheet | 1 |










I2C Address Table

| BUS | Device | Address(7 bit) | Address(8bit) | |
|---------------------------|--------------------------|----------------|---------------|------|
| | | | Write | Read |
| I2C_0 (+3VS) | Reserved | | | |
| | TM-P3393-003 (TP) | 0x2C | | |
| I2C_1 (+3VALW_PGPPC_E) | FA577E-1206 (TP-ELAN) | 0x15 | | |
| | SA577C-12A0 (TP-ELAN) | 0x15 | | |
| SOC_SMBCLK (+3VS) | SO-DIMM | 0xA4 | | |
| | G-Sensor | 0x30 | | |
| SOC_SML1CLK (+3VALW_PRIM) | VGA | 0x9E | | |
| | EC | | | |
| EC_SMB_CK1 (+3VLP) | BQ24781RUYR (Charger IC) | 0x12 | | |
| | BATTERY PACK | 0x16 | | |

PWR Sequence_KBL-U22/U42



| | | | |
|---|--------------------|-----------------|------------|
| Security Classification | Compal Secret Data | | |
| Issued Date | 2018/12/11 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |

| | |
|--------------------------|----------------------|
| Compal Electronics, Inc. | |
| Power Sequence | |
| Size Document Number | EH7L1 LA-H782P |
| Date: | Monday, May 13, 2019 |
| Sheet | 6 of 147 |

| | |
|-----|-------------|
| Vcc | 3.3V +/- 5% |
| Ra | 100K +/- 1% |

| Board ID | Rb | VsID min | VsID typ | VsID max | EC AD3 | PCB Revision |
|----------|-------------|----------|----------|----------|-------------|--------------|
| 0 | 0 | 0 V | 0 V | 0.300 V | 0x00 - 0x13 | |
| 1 | 12K +/- 1% | 0.347 V | 0.345 V | 0.360 V | 0x14 - 0x1E | |
| 2 | 15K +/- 1% | 0.423 V | 0.430 V | 0.438 V | 0x1F - 0x25 | 0.1 (DVT) |
| 3 | 20K +/- 1% | 0.541 V | 0.550 V | 0.559 V | 0x26 - 0x30 | 1.0 (PVT) |
| 4 | 27K +/- 1% | 0.691 V | 0.702 V | 0.713 V | 0x31 - 0x3A | 1.A (MP) |
| 5 | 33K +/- 1% | 0.807 V | 0.819 V | 0.831 V | 0x3B - 0x45 | |
| 6 | 43K +/- 1% | 0.978 V | 0.992 V | 1.006 V | 0x46 - 0x54 | |
| 7 | 56K +/- 1% | 1.169 V | 1.185 V | 1.200 V | 0x55 - 0x64 | |
| 14 | 270K +/- 1% | 2.395 V | 2.408 V | 2.421 V | 0x88 - 0xBF | |

| BOM Option Table | |
|----------------------|-----------------------------|
| Item | BOM Structure |
| Unpop | @ |
| Connector | CONN@ |
| Acer BYOC | BYOC@ / NBYOC@ |
| CODEC(ALC255/256) | 255@/256@ |
| EC Mode Select | LPC@ / ESPI@ |
| For Intel CMC | CMC@ |
| EMI requirement | EMI@ / @EMI@ |
| ESD requirement | ESD@ / @ESD@ |
| RF requirement | @RF@ |
| CPU Selection | U42@/U22@ |
| ODD Support | ODD@ |
| G Sensor | BA@ |
| TPM | TPM@ / NTPM@ |
| Finger Print | FP@/FPMC@ |
| UMA or DGPU | UMA@/VGA@ |
| Intel Modern Standby | MSB@/NMSB@ |
| MB Stage | EVT@/DVT@/PVT@/MP@ |
| Memory Select | X76H4G@/X76M4G@/ X76S4G@ |
| Memory Mode | SDP@ / DDP@ |
| BOM Select | 15@/15DIS@ |
| | |
| | |
| | |


[illegible]

| <i>SIGNAL</i> | <i>SLP_S3#</i> | <i>SLP_S4#</i> | <i>SLP_S5#</i> | <i>+VALW</i> | <i>+V</i> | <i>+VS</i> | <i>Clock</i> |
|-----------------------------|----------------|----------------|----------------|--------------|------------|------------|--------------|
| <i>S0 (Full ON)</i> | <i>HIGH</i> | <i>HIGH</i> | <i>HIGH</i> | <i>ON</i> | <i>ON</i> | <i>ON</i> | <i>ON</i> |
| <i>S3 (Suspend to RAM)</i> | <i>LOW</i> | <i>HIGH</i> | <i>HIGH</i> | <i>ON</i> | <i>ON</i> | <i>OFF</i> | <i>OFF</i> |
| <i>S4 (Suspend to Disk)</i> | <i>LOW</i> | <i>LOW</i> | <i>HIGH</i> | <i>ON</i> | <i>OFF</i> | <i>OFF</i> | <i>OFF</i> |
| <i>S5 (Soft OFF)</i> | <i>LOW</i> | <i>LOW</i> | <i>LOW</i> | <i>ON</i> | <i>OFF</i> | <i>OFF</i> | <i>OFF</i> |

| Power Plane | Description | S0 | S3 | S4/S5 |
|---------------|--|-----|-----|-------|
| +19V_VIN | Adapter power supply | N/A | N/A | N/A |
| +17.4V_BATT | Battery power supply | N/A | N/A | N/A |
| +19VB | AC or battery power rail for power circuit. | N/A | N/A | N/A |
| +VCC_CORE | Processor IA Cores Power Rail | ON | OFF | OFF |
| +VCC_GT | Processor Graphics Power Rails | ON | OFF | OFF |
| +VCC_SA | System Agent power rail | ON | OFF | OFF |
| +0.6VS_VTT | DDR +0.6VS power rail for DDR terminator . | ON | OFF | OFF |
| +1.0VALW_PRIM | +1.0V Always power rail | ON | ON | ON*1 |
| +1.0V_VCCSTU | Sustain voltage for processor in Standby modes | ON | ON | OFF |
| +VCCIO | CPU IO power rail | ON | OFF | OFF |
| +1.0VS_VCCSTG | +1.0VALW_PRIM Gated version of VCCST | ON | OFF | OFF |
| +1.2V_VDDQ | DDR4 +1.2V Power Rail | ON | ON | OFF |
| +1.8VALW_PRIM | +1.8V Always power rail | ON | ON | ON*1 |
| +1.8VS | System +1.8V power rail | ON | OFF | OFF |
| +3VLP | +19VB to +3VLP power rail for suspend power | ON | ON | ON |
| +3VALW | System +3VALW always on power rail | ON | ON | ON*1 |
| +3VS | System +3V power rail | ON | OFF | OFF |
| +5VALW | +5V Always power rail | ON | ON | ON |
| +5VS | System +5V power rail | ON | OFF | OFF |
| +RTCVCC | RTC Battery Power | ON | ON | ON |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |


Note : ON*1 means power plane is ON only when WOL enable and RTC wake at BIOS setting, otherwise it is OFF.
ON*2 power plane is ON when DGPU turn on

```
DDPB_CTRLDATA
DDPC_CTRLDATA
Display Port B/C Detected
NC =Port is not detected.
PU =Port is detected.
```



| | | | | | | | | | |
|---|--|--|--|--|--|--|--|--|--|
| Compal Electronics, Inc. | | | | | | | | | |
| Title KBL-U(1/12)DDI,MSIC,XDP,EDP | | | | | | | | | |
| Size Document Number EH7L1 LA-H782P | | | | | | | | | |
| Date: Monday, May 2, 2010 9:41 AM 7 2 of 12 | | | | | | | | | |

Eletro-X





| SM_RCOMP0 | RC38 | 1 | 2 | 121 | 0402 | 1% |
|-----------|------|---|---|------|------|----|
| SM_RCOMP1 | RC39 | 1 | 2 | 80.6 | 0402 | 1% |
| SM_RCOMP2 | RC40 | 1 | 2 | 100 | 0402 | 1% |

2015MOW02, Can't install Cap on DRAMRST

3. RCOMP[0] value for SDP is 200+/-1% ohm, and for DDP is 121+/- 1% ohm

| | |
|---------------------------------|-----------------------------|
| Compal Electronics, Inc. | |
| Title | KBL-U(2/12)DDR4 |
| Size Document Number | EH7L1 LA-H782P |
| Customer | Intel |
| Date | Monday, May 12, 2014 |




* SMLOALERT# / GPP_C5 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

eSPI or LPC
0 = LPC is selected for EC --> For KB9022/9032 Use 1
= eSPI is selected for EC --> For KB9032 Only.

SMBALERT# / GPP_C2 (Internal Pull Down):
(Sampled: Rising edge of RSMRST#)

TLS Conf i dent i al i ty
0 = Disable Intel ME Crypto Transport Layer Security
(TLS) cipher suite (no conf i dent i al i ty)
1 = Enable Intel ME Crypto (TLS) (with conf i dent i al i ty). Must
be pulled up to support Intel AMT with TLS and Intel SBA
(Small Business Advantage) with TLS.





Timing diagram for HDA_SDI0 signals. The diagram shows four signals: HDA_BIT_CLK_R, HDA_SYNC_R, HDA_SDOUT_R, and HDA_RST#_R. Each signal is connected to a corresponding RC250, RC251, RC252, or RC253 pin. The signals are shown as square waves with a period of 11/12. The HDA_RST#_R signal is shown as a single pulse. The signals are labeled with their respective pin numbers and the RC250-RC253 labels.

For 4Mic 11/29




SPKR / GPP_B14 (Internal Pull Down):
(Sampled:Rising edge of PCH PWROK)

* 0 = Disable TOP Swap mode.
1 = Enable TOP Swap Mode.




- > Two SDI signals to support two external codecs.
- > Drivers variable frequency (5MHz to 24MHz) BCLK to support:
 - SDO double pumped up to 48 Mb/s
 - SDI's single pumped up to 24 Mb/s
- > Provides cadence for 44.1 kHz based sample rate output.
- > Support 1.5V, 1.8V, and 3.3V modes.



| | |
|-------------|-------------|
| | DGPU_PRSENT |
| DIS,Optimus | 0 |
| UMA | 1 |




Note for VCCST_PWRGD
1. 1.0V tolerance
2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST_PWRGD and PCH_PWROK de-assert at the same time




WAKE# (DSX wake event)
10 KΩ pull-up to VccDSW3_3.
The pull-up is required even if PCIe* interface is not used on the platform.

#543016 PDG2.0 P.599
PROC_PWRGD is used only for power sequence debug and a minimum of 10KΩ must be connected to anything on the platform.







Note for VCCST_PWRGD
1. 1.0V tolerance
2. PDG2.0 P.598 Figure43-5 note17: when failure events, VCCST_PWRGD and PCH_PWROK de-assert at the same time





WAKE# (DSX wake event)
10 KΩ pull-up to VccDSW3_3.
The pull-up is required even if PCIe* interface is not used on the platform.

#543016 PDG2.0 P.599
PROC_PWRGD is used only for power sequence debug and a minimum of 10KΩ must be connected to anything on the platform.






WAKE# (DSX wake event)
10 KΩ pull-up to VccDSW3_3.
The pull-up is required even if PCIe* interface is not used on the platform.

#543016 PDG2.0 P.599
PROC_PWRGD is used only for power sequence debug and a minimum of 10KΩ must be connected to anything on the platform.



Follow 2014MOW48 Skylake U PU 2.7k ohm to 1V Cannonlake U PD 60.4 ohm



Follow 2014MOW48: Skylake-U use 24M 50 ohm ESR Cannonlake U use 38.4M 30 ohm ESR


WAKE# (DSX wake event)
10 KΩ pull-up to VccDSW3_3.
The pull-up is required even if PCIe* interface is not used on the platform.

| Security Classification | | Compal Secret Data | |
|---|------------|--------------------|------------|
| Issued Date | 2018/12/11 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |

Compal Electronics, Inc.
KBL-U(5/12)CLK,GPIO

Size Document Number
Custom: **EH71L LA-H782P**

Date: Monday, May 13, 2019 | Sheet 11 of 47



Functional Strap Definitions

GSPI0_MOSI / GPP_B18 (Internal Pull Down):
(Rising edge of PCH_PWROK)
No Reboot


*0 = Disable No Reboot mode. --> AAX05 Use
1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GSPI1_MOSI / GPP_B22 (Internal Pull Down):
(Rising edge of PCH_PWROK)



Boot BIOS Strap Bit

*0 = SPI Mode --> AAX05 Use
1 = LPC Mode


Memory Down Strap




| | RAM_ID3 | RAM_ID2 | *RAM_ID1 | *RAM_ID0 | PartNumber - Description |
|-------------------|---------|---------|----------|----------|---|
| Hynix 4GB | 0 | 0 | 0 | 0 | SA0000BMN30 (\$ IC D4 512M16 H5AN8G6NCJR-VKC FBGA ABOI) |
| Micron 4GB | 0 | 0 | 0 | 1 | SA0000ARD60 (\$ IC D4 8G/2666 MT40A512M16LY-075E ABOI) |
| Samsung 4GB | 0 | 0 | 1 | 0 | SA0000B6F30 (\$ IC D4 512M16 K4A8G16SWC-BCTDFBGA ABOI) |
| | 0 | 0 | 1 | 1 | |
| No Onboard Memory | 1 | 1 | 1 | 1 | No On Board Memory |



| Project ID | Project_ID1 GPP_D12 | Project_ID0 GPP_D11 |
|------------|------------------------|------------------------|
| EH7L1 | 0 | 0 |
| EH5L1 | 0 | 1 |
| | 1 | 0 |
| | 1 | 1 |




+1.0VALW_PRIM TO +1.0V_VCCSTU / +1.0VCCST




PVT UC5 Change to SA0000BEL00 3/28


+1.0VALW_PRIM TO +1.0VS_VCCSTG




Resevre Modern standby function 11/15



DVT 02/07



#543016 PDG2.0 P.750
+VCCIO : 4x 1uF 0402



#543016 PDG2.0 P.750
+1.35V_VDDQC : 1x 10uF


#543016 PDG2.0 P.750
+1.0V_VCCST : 1x 1uF

#543016 PDG2.0 P.750
+1.0V_VCCSFR : 1x 1uF

Reference GND as possible.

#543016 PDG2.0 P.750
+1.35V_VCCSFR_OC : 1x 1uF








#543016 PDG2.0 P.750
+1.0V_VCCSTG : 1x 1uF (Placeholder)



#543016 PDG2.0 P.750
+1.35V_VDDQ_CPU :
4x 10uF 0402
3x 22uF 0603

| Security Classification | Compal Secret Data | |
|---|--------------------|-----------------|
| Issued Date | 2018/12/11 | Deciphered Date |
| | | 2018/12/11 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | |

| Compal Electronics, Inc. | |
|----------------------------|-----------------|
| KBL-U(8/12)Power | |
| Title | Customer |
| Size Document Number | EH7L1 LA-H782P |
| Date: Monday, May 13, 2019 | Sheet 14 of 147 |






#543016 PDG2.0 P.470
VCCRTC does not exceed 3.2 V.


| Power Rail | Voltage |
|------------|-------------|
| +CHGRTC | 3.383V(MAX) |
| BAT54C(VF) | 240 mV |
| +RTCVCC | 3.143V |



Result: Pass

RTC Battery












| Display Port Presence Strap | |
|-----------------------------|---|
| CFG4 | 1 : Disabled; No Physical Display Port at t ached t o E mbedded D s play Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port |

| Security Classification | Compal Secret Data | |
|---|--------------------|-----------------|
| Issued Date | 2018/12/11 | Deciphered Date |
| | | 2018/12/11 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | |


| Compal Electronics, Inc. | |
|--------------------------|----------------------|
| KBL-U(12/12)RSVD | |
| Size Document Number | EH7L1 LA-H782P |
| Customer | |
| Date | Monday, May 13, 2019 |
| Sheet | 18 of 147 |




| | | | | |
|--|--------------------|-----------------|--|--|
| Security Classification | Compul Secret Data | | Compul Electronics, Inc. | |
| Issued Date | 2019/12/11 | Deciphered Date | 2019/12/11// | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DAR PADEPARTMENT EXCEPT BY WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. NOTHING IN THIS SHEET SHALL BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS BY OR ON BEHALF OF ANY THIRD PARTY WITHOUT PRIOR WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. | | | Title: DDR4 ON BOARD CHIPS Customer: EH7L1A-H782P Date: Monday, May 13, 2019 Sheet 19 of 87 | |



LCD POWER CIRCUIT






Change to +19VB 11/16




Note: Unmount LX1 when panel boost circuit was use. (2S battery cell)



Place closed to JEDP1




Touch Screen



Camera





LED PANEL Conn.











Touch Screen

For Camera



| | | | | | |
|---|------------|--------------------|------------|--------------------------|----------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | eDP Connector | |
| | | | | Size/Document Number | EH7L1 LA-H782P |
| | | | | Custom | Monday, May 13, 2019 |
| | | | | Date | Sheet 21 of 47 |




Intel spec Ron/Cout : 3ohm/10pF.
SB000016K00, S TR PJT138KA 2N SOT363-6

| Security Classification | | Compal Secret Data | |
|---|------------|--------------------|------------|
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |


| Compal Electronics, Inc. | |
|--------------------------|----------------------|
| HDMI CONN. | |
| Size/Document Number | EH7L1 LA-H782P |
| Date: | Monday, May 13, 2019 |
| Sheet | 22 of 47 |

LAN-RTL8111H





From EC
High active.
EN threshold voltage min:1.2V
typ:1.6V max:2.0V
Current limit threshold 1.5~2.8A
+3V_LAN Rising time must >0.5ms and <100ms

PU at PCH side



Using the LDO mode
The trace length from C to PIN34, 35 (VDDREG) must < 200mils.
Place near Pin 11,32





| Security Classification | Compal Secret Data | |
|---|--------------------|-----------------|
| Issued Date | 2016/11/04 | Deciphered Date |
| | | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | |

| Compal Electronics, Inc. | |
|--------------------------|----------------------|
| LAN RTL8111H | |
| Sheet Document Number | EH7LI LA-H782P |
| Customer | Monday, May 13, 2019 |
| Date | Sheet 23 of 47 |

Wireless LAN

NGFF WL+BT (KEY E)



mSATA/SSD






Table 35-7. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


| Condition | PCI Express* Gen 2 Only | PCI Express* Gen 3 Only | SATA Only | PCI Express* Gen 2/ SATA | PCI Express* Gen 3/ SATA |
|--------------|----------------------------|----------------------------|--------------------|-----------------------------|-----------------------------|
| Processor Tx | 100 nF | 220 nF | 10 nF | 100 nF | 220 nF |
| Processor Rx | None | None | 10 nF ² | None | None ³ |




HD Audio Codec




Int. Speaker Conn.



Headphone Out




Confirm with ESD



| | | | | | |
|---|------------|----------------------|------------|------------------------------------|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 | HD Audio Codec ALC255/ALC233 Colay | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Size Document Number | | EH7L1 LA-H782P | |
| Date: Monday, May 13, 2019 | | Sheet 25 of 47 | | Rev 1A | |

SATA ODD Conn.









| A_EQ2 | A_EQ1 | EQ for channel loss |
|-------|-------|---------------------|
| L | M | 2.4dB |
| ★ L | L | 7.4dB |
| L | H | 14.4dB |
| M | M | 12.2dB(default) |
| M | L | 9.4dB |
| M | H | 13.3dB |
| H | M | 6.2dB |
| H | L | 11.2dB |
| H | H | 5dB |

| SATA_CTX_DRX_P0 | | | | SATA_CTX_DRX_P0_NRD | | | | SATA_CTX_DRX_P0_NRD | | | | SATA_CTX_DRX_P0_NRD | | | |
|--------------------------------|--|--|--|--------------------------------|--|--|--|---------------------------|--|--|--|---------------------|--|--|--|
| RO301 1 NRD @ 2.0 0402 5% RO31 | | | | CO24 1 2.0 01U_0402 16V7K | | | | RDSATA_CTX_C_DRX_P0 | | | | RDSATA_CTX_C_DRX_P0 | | | |
| SATA_CTX_DRX_N0 | | | | 1 NRD @ 2.0 0402 5% | | | | CO25 1 2.0 01U_0402 16V7K | | | | RDSATA_CTX_C_DRX_N0 | | | |
| SATA_CRX_DTX_N0 | | | | RO321 1 NRD @ 2.0 0402 5% RO33 | | | | SATA_CRX_DTX_N0_NRD | | | | SATA_CRX_DTX_N0_NRD | | | |
| SATA_CRX_DTX_P0 | | | | 1 NRD @ 2.0 0402 5% | | | | CO27 1 2.0 01U_0402 16V7K | | | | RDSATA_CRX_C_DTX_P0 | | | |

| | | | |
|-------------------------------------|------------------------------|-------|----------|
| Compal Electronics, Inc. | | | |
| Title HDD/ODD/ HDD Re-Driver | | | |
| Size of Document | Number EH7L1 LA-H782P | | |
| Date | Monday, May 13, 2019 | Sheet | 26 of 47 |



USB3.0 (Port 1)






remove USB Charger IC 12/12

| Security Classification | Compal Secret Data | | |
|---|--------------------|-----------------|------------|
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |



| | |
|----------------------------|-----------------|
| Compal Electronics, Inc. | |
| Title | |
| USB Conn/USB_B | |
| Size Document Number | |
| Custom EH7L1 LA-H782P | |
| Date: Monday, May 13, 2019 | Sheet 27 of 147 |

USB2.0 (Port 2)




Change USB3.0 Conn. symbol
Reserve U3 first 11/16

USB/B (USBx1, Card Reader, SPK)




| | | | | | |
|---|--------------------|-----------------|------------|---------------------------------|----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 | Title: USB2.0 / IO_B | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Customer: EH7L1 LA-H782P | Rev: 1A |
| Date: Monday, May 13, 2019 | | | | Sheet: 28 of 41 | |







KB Conn.



SP01000GO00






TP/B Conn.




Finger Print



Update pin define 01/19




| | | |
|------------|---|---------------------|
| PIN | ETU801 | SA464K-2200 |
| 1 | +FP_VCC (5V) | +FP_VCC (3V) |
| 2 | USBP | D+ |
| 3 | USBN | D- |
| 4 | GND | GND |
| 5 | NC | NC |
| 6 | NC | NC |
| 7 |  | NC |
| 8 |  | NC |



DC Interface



For Power ON/Off Sequence



| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|----------------------|-----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 | Title | DC Interface | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size Document Number | EH7LI LA-H782P | |
| | | | | Custom | | |
| | | | | Date: | Monday, May 13, 2019 | Sheet 32 of 147 |

Kabylake_U22 CPU Part Number

HDCP2.2

- ☐ UC1 SR343@
CPU_KBL_H0_I3-7100U_2.4G
SA0000A38M0
- ☐ UC1 SR342@
CPU_KBL_H0_I5-7200U_2.5G
SA0000A37N0
- ☐ UC1 SR341@
CPU_KBL_H0_I7-7500U_2.7G
SA0000A34L0
- ☐ UC1 SR3JY@
CPU_KBL_H0_I3-7130U_2.7G
SA0000B2Y70
- ☐ UC1 SR3TK@
CPU_KBL_H0_I3-7020U_2.3G
SA0000BLH60
- ☐ UC1 SR343BR@
CPU_KBL_H0_I3-7100U_2.4G
SA0000A38O0
- ☐ UC1 SR342BR@
CPU_KBL_H0_I5-7200U_2.5G
SA0000A37O0
- ☐ UC1 SR341BR@
CPU_KBL_H0_I7-7500U_2.7G
SA0000A34M0

Kabylake_RU22 CPU Part Number

- ☐ UC1 SR3W0@
CPU_KBL_Y0_RU22_I3-8130U_2.2G
SA0000BKN60
- ☐ UC1 SR3W0BR@
CPU_KBL_Y0_RU22_I3-8130U_2.2G
SA0000BKN70
- ☐ UC1 SR3LD@
CPU_KBL_Y0_RU22_I3-7020U_2.3G
SA0000BLD70

Kabylake_R U42 CPU Part Number

- ☐ UC1 SR3LA@
CPU_KBL_Y0_U42_I5-8250U_1.6G
SA0000AWB40
- ☐ UC1 SR3LC@
CPU_KBL_Y0_U42_I7-8550U_1.8G
SA0000AWC40
- ☐ UC1 SR3LABR@
CPU_KBL_Y0_U42_I5-8250U_1.6G
SA0000AWB90
- ☐ UC1 SR3LCBR@
CPU_KBL_Y0_U42_I7-8550U_1.8G
SA0000AWC70

Kabylake_U23E Fuse Down CPU

- ☐ UC1 SR3N6@
CPU_KBL_J1_I3-7020U_2.3G
SA0000BVB10
- ☐ UC1 ONMU@
CPU_KBL_J1_I3-7020U_2.3G QS
SA0000BVB00


PCB Number

- ☐ ZZZ PCB@
PCB 2MD LA-H782P REV0 MB 3
DA60026S000
- ☐ ZZZ UMADAZ10@
PCB EH7L1 LA-H782P LS-H781P/H783P/H784P
DAZ2MD00200
- ☐ ZZZ UMADAZ1A@
PCB EH7L1 LA-H782P LS-H781P/H783P/H784P
DAZ2MD00202

| Security Classification | | Compal Secret Data | |
|---|------------|--------------------|------------|
| Issued Date | 2016/11/04 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |

| | | | |
|---------------------------------|-----------------------|-------|----------|
| Compal Electronics, Inc. | | | |
| Title | | | |
| CPU/X76 BOM | | | |
| Size | Document Number | | |
| Customer | EH7L1 LA-H782P | | |
| Date: | Monday, May 13, 2019 | Sheet | 33 of 47 |





| | | | |
|---|--------------------|-----------------|------------|
| Security Classification | Compal Secret Data | | |
| Issued Date | 2018/01/10 | Deciphered Date | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | |

Compal Electronics, Inc.

PWRDCIN / Pre-charge


Size Document Number

CustomerEH5AW M/BLA-G521P

Date: Monday, May 13, 2019



Sheet34 of 47

2013/07/23
change PC5 and PC6 function field from 37.1 to 47.1



2013/06/07
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.

VAL50/ZAL20 Battery is 3-cell NVDC design.
B+=9V
Change PR12=50k if Battery is 2-cell NVDC design
B+=6V




2016/11/16 update


| For KB9022 sense 20mΩ | Active | Recovery |
|-----------------------|--------------|-----------------|
| 45W PR206 10K ohm | 58.5W, 0.61V | Active=recovery |
| 65W PR206 19.1K ohm | 84.5W, 0.61V | Active=recovery |
| 90W PR206 30.1K ohm | 117W, 0.61V | Active=recovery |
| PH1 | 2V | 1V |

PH1 under CPU botten side :
CPU thermal protection at 89 +-3 degree C
Recovery at 56 +-3 degree C


| Security Classification | Compal Secret Data | |
|---|--------------------|-----------------|
| Issued Date | 2018/01/10 | Deciphered Date |
| | | 2018/11/04 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | |

| | |
|--------------------------|----------------------|
| Compal Electronics, Inc. | |
| PWR-BATTERY CONN./OTP | |
| Size Document Number | EH5AW M/B LA-G521P |
| Custom | |
| Date: | Monday, May 13, 2019 |
| Sheet | 35 of 47 |






| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------|
| Issued Date | 2017/11/15 | Deciphered Date | 2019/11/15 | Title | +3VALW/+5VALW |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT ORIGINATOR OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Doc/Drawn Number | Rev |
| | | | | Customer | 1A |
| | | | | Date | 47 |
| | | | | Monday, May 13, 2019 | Sheet 37 of 47 |





EN pin don't floating
If have pull down resistor at HW side, pls delete PR702





| | | | | | |
|---|--------------------|-----------------|------------|--|--------|
| Security Classification | Compal Secret Data | | | <i>CompalElectronics, Inc.</i> Title: | |
| Issued Date | 2018/01/10 | Deciphered Date | 2018/11/04 | VCCP Size Document Number C: EHSAWM/B/LA-G521P | Rev 1A |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Date: Monday, May 13, 2019 Sheet 39 of 47 | |




Module model information
 RT3602AE_U22_RU42_colay_V1A.mdd for IC portion
 RT3602AE_U22_RU42_colay_V1B.mdd for SW portion






+VCC_CORE



2017/07/03
VCORE Output Capacitor:
U42
22uF_0603*35
1uF_0201*35
220uF *2
UNPOP
22_0603*7
220uF *3


2017/07/03
VCORE Output Capacitor:
U22
22uF_0603*29
1uF_0201*35
UNPOP
22_0603*7
220uF *3

+VCC_GT



220uF*1
22uF*36
1uF*9
0.47uF*4
unpop:
22uF *8
1uF*1

+VCC_SA



SA
pop:
22uF_0603*7
1uF_0201*7
unpop:
22uF_0603*1

+VCC_GT_VCORE

